AMENDMENTS TO THE CLAIMS

Listing of claims.

Claims 1-11 (Cancelled).

12. (Original) A semiconductor integrated circuit having interconnection lines for a plurality of bits placed in an ascending or descending order of the bits in parallel two-dimensionally or three-dimensionally,

wherein the spacing between interconnection lines for bits of ordinal numbers less than a predetermined ordinal number is larger than the spacing between interconnection lines for bits of ordinal numbers equal to or more than the predetermined ordinal number.

13. (Original) A semiconductor integrated circuit having a plurality of interconnection lines placed in parallel two-dimensionally or three-dimensionally,

wherein the plurality of interconnection lines are not placed in an ascending or descending order of a signal change frequency at which a signal propagating through an interconnection line changes.

14. (Original) The semiconductor integrated circuit of Claim 13, wherein the plurality of interconnection lines are interconnection lines for a plurality of bits, and

the interconnection lines for a plurality of bits are placed in an order irrespective of an ascending or descending order of the bits.

15. (Original) The semiconductor integrated circuit of Claim 13, wherein an interconnection line having a high signal change frequency is sandwiched by two interconnection lines having a low signal change frequency.

16. (Currently Amended) The semiconductor integrated circuit of Claim 13, [any of Claims 13, 14 and 15] wherein the width of the plurality of interconnection lines is 0.18 μm or less.

17. (Currently Amended) The semiconductor integrated circuit of Claim 13, [any of Claims 13, 14 and 15] wherein the plurality of interconnection lines are a plurality of address bus lines.

18. (Currently Amended) The semiconductor integrated circuit of Claim 13, [any of Claims 13, 14 and 15] wherein signals propagating through the plurality of interconnection lines are digital signals of an image or voice.

19. (Original) A semiconductor integrated circuit comprising:

a plurality of interconnection lines;

a processing circuit for performing predetermined processing and outputting signals of results of the predetermined processing to the plurality of interconnection lines; and

switch means disposed between the plurality of interconnection lines and the processing circuit for changing the order of arrangement of the signals output from the processing circuit so that the signals are not arranged in an ascending or descending order of a signal change frequency and transmitting the signals in the changed order to the plurality of interconnection lines.

20. (Original) The semiconductor integrated circuit of Claim 19, further comprising:

a receiver circuit for receiving the signals transmitted through the plurality of interconnection lines; and

second switch means disposed between the plurality of interconnection lines and the receiver circuit for changing the order of arrangement of the signals transmitted through the plurality of interconnection lines to the ascending or descending order of the signal change frequency and transmitting the signals in the changed order to the receiver circuit.

21. (Original) A functional macro having a plurality of terminals to which interconnection lines for a plurality of bits are connected,

wherein the plurality of terminals are placed in an ascending or descending order of the bits,

the spacing between terminals for higher-order bits among the plurality of terminals is set at a predetermined spacing, and

the spacing between terminals for lower-order bits among the plurality of terminals is set at a spacing larger than the predetermined spacing.

22. (Original) A functional macro having a plurality of terminals to which interconnection lines for a plurality of bits are connected,

wherein the order of arrangement of the plurality of terminals does not depend on an ascending or descending order of the bits, but is set based on a change frequency of signals input into or output from the terminals.

23. (Original) The functional macro of Claim 22, wherein the plurality of terminals are placed so that a terminal having a high signal change frequency is sandwiched by terminals having a low signal change frequency.

24. (Original) The functional macro of Claim 23, wherein terminals for higher-order bits of ordinal numbers equal to or more than a predetermined ordinal number are placed in a descending order from the most significant bit at a spacing double a predetermined spacing, and

terminals for lower-order bits of ordinal numbers less than the predetermined ordinal number are placed in an ascending order from the least significant bit between the terminals for the higher-order bits starting from the side of the terminal for the most significant bit.

25. (Original) The functional macro of Claim 23, wherein terminals for given two bits continuous from the least significant position are placed on the inner or outer sides of terminals for given two bits continuous from the most significant position.

26. (Original) The functional macro of Claim 25, wherein two terminals for the two highest-order bits are placed on both ends, and

two terminals for the two lowest-order bits are placed on the inner sides of the two terminals for the two highest-order bits.

27. (Original) The functional macro of Claim 25, wherein a terminal for the least significant bit is placed on the center of the plurality of terminals placed.

28. (Original) A semiconductor integrated circuit comprising:

a functional macro having a plurality of terminals arranged in an ascending or descending order of bits,

other terminals identical in number to the plurality of terminals placed in correspondence with the plurality of terminals, the other terminals being arranged in an order based on a signal change frequency; and

a terminal sorting block for connecting the plurality of terminals of the functional macro to the other terminals.

29. (Original) The semiconductor integrated circuit of Claim 28, wherein the functional macro, the other terminals and the terminal sorting block are formed integrally.

30. (Original) The functional macro of Claim 22, wherein the functional macro is a memory, an operator or a CPU.

31. (Original) A wiring method in layout design of a semiconductor integrated circuit, wherein a plurality of interconnection lines are connected to the plurality of terminals of the functional macro of Claim 23, and

an interconnection line on which a signal changes frequently among the plurality of interconnection lines is sandwiched by two interconnection lines on which a signal changes less frequently.

32. (Original) A semiconductor integrated circuit comprising,

two or more functional macros of claim 23; and

a plurality of interconnection lines for connecting the plurality of terminals of the functional macros to each other,

wherein an interconnection line on which a signal changes frequently among the plurality of interconnection lines is sandwiched by two interconnection lines on which a signal changes less frequently.

33. (Original) The semiconductor integrated circuit of Claim 32, wherein three or more functional macros are provided, and

the plurality of interconnection lines are address bus lines for a plurality of bits.

34. (Original) The semiconductor integrated circuit of Claim 32, wherein two functional macros are provided, one of the two functional macros being an A/D converter, and

the plurality of interconnection lines are data signal interconnection lines for transmitting a digital signal output from the A/D converter by converting an analog value to a digital value.

35. (New) The semiconductor integrated circuit of Claim 14, wherein the width of the plurality of interconnection lines is 0.18 μm or less.

36. (New) The semiconductor integrated circuit of Claim 15, wherein the width of the plurality of interconnection lines is 0.18 μm or less.

37. (New) The semiconductor integrated circuit of Claim 14, wherein the plurality of interconnection lines are a plurality of address bus lines.

38. (New) The semiconductor integrated circuit of Claim 15, wherein the plurality of interconnection lines are a plurality of address bus lines.

39. (New) The semiconductor integrated circuit of Claim 14, wherein signals propagating through the plurality of interconnection lines are digital signals of an image or voice.

40. (New) The semiconductor integrated circuit of Claim 15, wherein signals propagating through the plurality of interconnection lines are digital signals of an image or voice.